

5 6

13

14

15

16

17

18

19

20

21

22

23

24

25

26

1 2

3

4

providing an A/D confinator, coupled to receive the signals from the transmission medium;

providing a sampling clock signal at a sampling clock frequency equal to the characteristic occurrence frequency of received signal characteristic values;

sampling the received signals in the A/D converter at the sampling clock frequency;

generating signal samples at the sampling clock frequency, each signal sample being output from the A/D at a time assumed to correspond to the occurrence of a signal characteristic value;

processing each signal sample in a timing recovery circuit coupled, in feedback fashion, between the output of the A/D and a sampling clock input thereto;

determining whether the occurrence of a signal characteristic value leads or lags the sampling clock signal in phase; and

adjusting the phase of the sampling clock signal such that each signal sample is output from the A/D at a time that actually corresponds to the occurrence of a signal characteristic value, a sampling \clock/ phase thereby being locked to a corresponding phase of a signal characteristic value.

146. The method according to claim 145, wherein the received signals are analog signals disposed in packets, the characteristic values of the analog signals defining signal peaks and signal zero crossings.

147. The method according to claim 145, the packets of analog signals being divided into a first region comprising timing signals and a second region comprising data signals, the method further comprising:

sampling the received data signals in the A/D converter at the sampling clock frequency, wherein the data signals are sampled after the phase of the sampling clock signal has been locked to the phase of a signal characteristic value of the timing signals.

The method according to claim 1/1, wherein the data signals of each packet are characterized by a plurality of analog amplitude values, the values of the analog amplitudes defining information content, the analog amplitude values of the data signals being converted to digital representations thereof by the A/D converter after the phase of the sampling clock signal has been locked to the phase of a signal characteristic value of the timing signals.

149. The method according to claim 148, further comprising:

sampling the received data signals in the A/D converter
at the sampling clock frequency;

generating data signal samples at the sampling clock frequency, each data signal sample being output from the A/D at a time assumed to correspond to the occurrence of a signal characteristic value of the data signals;

processing each data signal sample in the timing recovery
circuit;



·3

10	determining whether the occurrence of a data signal
11	characteristic value leads or lags the sampling clock signal in
12	phase; and
13	adjusting the phase of the sampling clock signal such
14	that the sampling clock phase is thereby locked to a corresponding
15	phase of a data signal characteristic value.
	1/4 150. The method according to claim 149, wherein the phase
2	adjustment step adjusts the phase of the sampling clock signal in
(* / / / / / / / / / /	discrete amounts, and wherein the discrete amount of phase
1 4	adjustment is greater when the phase adjustment step is performed
5	in conjunction with the timing signals than when performed in
6	conjunction with the data signals.
	115
1	115 151. The method according to claim 147, wherein the first
1 2	115 151. The method according to claim 147, wherein the first packet region comprises a particular number of timing signals and
	, ·
2	packet region comprises a particular number of timing signals and
2	packet region comprises a particular number of timing signals and wherein the phase adjustment step is performed in operative
2 3 4	packet region comprises a particular number of timing signals and wherein the phase adjustment step is performed in operative response to a first subset of the particular number of timing
2 3 4	packet region comprises a particular number of timing signals and wherein the phase adjustment step is performed in operative response to a first subset of the particular number of timing
2 3 4	packet region comprises a particular number of timing signals and wherein the phase adjustment step is performed in operative response to a first subset of the particular number of timing signals.
2 3 4 5	packet region comprises a particular number of timing signals and wherein the phase adjustment step is performed in operative response to a first subset of the particular number of timing signals. 152. In a bidirectional communication system, a method of
2 3 4 5 1 2 3	packet region comprises a particular number of timing signals and wherein the phase adjustment step is performed in operative response to a first subset of the particular number of timing signals. 152. In a bidirectional communication system, a method of processing signal packets received through a multi-pair
2 3 4 5 1 2 3	packet region comprises a particular number of timing signals and wherein the phase adjustment step is performed in operative response to a first subset of the particular number of timing signals. 152. In a bidirectional communication system, a method of processing signal packets received through a multi-pair transmission medium, the signal packets including a plurality of
2 3 4 5 1 2 3 4	packet region comprises a particular number of timing signals and wherein the phase adjustment step is performed in operative response to a first subset of the particular number of timing signals. 152. In a bidirectional communication system, a method of processing signal packets received through a multi-pair transmission medium, the signal packets including a plurality of signals having characteristic values occurring at a characteristic
2 3 4 5	packet region comprises a particular number of timing signals and wherein the phase adjustment step is performed in operative response to a first subset of the particular number of timing signals. 152. In a bidirectional communication system, a method of processing signal packets received through a multi-pair transmission medium, the signal packets including a plurality of signals having characteristic values occurring at a characteristic frequency, the method comprising:



predicting an occurrence time corresponding to the
characteristic occurrence frequency of received signal
characteristic values;
sampling the received signals at the sampling clock
frequency and at the predicted occurrence time to thereby generate
signal samples at the sampling clock frequency, each signal sample
assumed to correspond to the occurrence of a signal characteristic
value;
processing the signal samples in high gain error
generator, the high gain error generator determining whether the
occurrence of a signal characteristic value leads or lags the
sampling clock signal in phase; and
adjusting the phase of the sampling clock signal such
that each signal sample is generated at a time that actually
corresponds to the occurrence of a signal characteristic value, the
sampling clock having an occurrence time locked in phase with a
corresponding occurrence of a signal characteristic value.
,
153. The method according to claim 152, the signals of each
packet being characterized by a plurality of analog amplitude
values, the values of the analog amplitudes defining information
content, the method further comprising:
dividing the packets of analog signals into a first
region comprising timing signals and a second region comprising
data signals; and
converting the analog amplitude values of the data
signals to digital representations thereof by an A/D converter
after the occurrence time of the sampling clock signal has been
locked to the occurrence time of a signal characteristic value of

154. In a bidirectional communication system, a method of processing signal packets received through a multi-pair transmission medium, the signal packets including a plurality of timing signals having successive amplitude peaks and zero crossings occurring at a characteristic frequency, the method comprising:

providing a sampling clock signal at a sampling clock frequency equal to the characteristic occurrence frequency of received signal peaks and zero crossings;

predicting an occurrence time corresponding to the characteristic occurrence frequency of received signal peaks and zero crossings;

sampling the received signals at the sampling clock frequency and at the predicted occurrence time to thereby generate signal samples at the sampling clock frequency, each signal sample assumed to correspond to the occurrence of a signal peak or zero crossing;

processing the signal samples in high gain error generator, the high gain error generator determining whether the occurrence of a signal peak or signal zero crossing leads or lags the sampling clock signal in phase; and

adjusting the phase of the sampling clock signal such that each signal sample is generated at a time that actually corresponds to the occurrence of a signal peak or signal zero crossing, the sampling clock having an occurrence time locked in phase with the occurrence of a signal peak or signal zero crossing.

155. The method according to claim 154, the signal packets further including a plurality of data signals, wherein the data signals of each packet are characterized by a plurality of analog amplitude values, the values of the analog amplitudes defining

information content, the analog amplitude values of the data signals being converted to digital representations thereof by an A/D converter after the phase of the sampling clock signal has been locked in phase with the occurrence of a signal peak or signal zero crossing of the timing signals.

156. In a bidirectional communication system, a method of processing signal packets received through a multi-pair transmission medium, the signal packets including a plurality of timing signals, each timing signal having a particular one of a plurality of analog amplitude values the timing signals occurring at a characteristic frequency, the method comprising:

providing a sampling clock signal at a sampling clock frequency equal to the characteristic occurrence frequency of received timing signal analog values;

predicting an occurrence time corresponding to the characteristic occurrence frequency of received timing signal analog values;

sampling the analog values of the received timing signals at the sampling clock frequency and at the predicted occurrence time to thereby generate signal samples at the sampling clock frequency, each signal sample assumed to correspond to the occurrence of a timing signal analog value;

processing the signal samples in a high gain error generator, the high gain error generator determining whether the occurrence of a timing signal analog value leads or lags the sampling clock signal in phase; and

adjusting the phase of the sampling clock signal such that each signal sample is generated at a time that actually corresponds to the occurrence of a timing signal analog value, the

23-

sampling clock having an occurrence time locked in phase with a corresponding occurrence of a timing signal analog value.

157. The method according to claim 156, the signal packets further including a plurality of data signals, each data signal having a particular one of a plurality of analog amplitude values thereby defining information content and occurring at a characteristic frequency equal to the timing signal frequency, the method further comprising:

predicting an occurrence time corresponding to the characteristic occurrence frequency of received data signal analog values;

sampling the analog values of the received data signals at the sampling clock frequency and at the predicted occurrence time to thereby generate a first signal sample at the sampling clock frequency, the first signal sample assumed to correspond to the occurrence of a first particular data signal analog value;

processing the data signals through a fully digital adaptive equalizer to thereby generate a symbol representation corresponding to at least a second particular data signal analog value;

processing the first signal sample and the symbol representation in a low pain error generator, the low gain error generator determining whether the occurrence of a data signal symbol representation leads or lags the sampling clock signal in phase; and

adjusting the phase of the sampling clock signal such that each data signal analog value is sampled at a time that actually corresponds to the occurrence of a data signal analog

25

26

to said difference; and

27 value, the sampling clock having an occurrence time locked in phase 28 with a corresponding occurrence of a data signal analog value. 1 158. In a bidirectional communication system, a method of 2 processing signal packets received through a multi-pair 3 transmission medium, each packet including timing signals, the timing signals oscillating at a characteristic frequency between 4 5 amplitudes of +1 and -1 with zero crossings therebetween, method comprising: 6 providing an A/D converter, coupled to receive the signals from the transmission medium; providing a sampling clock \signal at a sampling clock frequency four times the oscillation \ frequency of the timing signals; 12 sampling the received timing signals in the A/D converter 13 at the sampling clock frequency; 14 generating signal samples at the sampling clock 15 frequency, each signal sample being output from the A/D at a time 16 assumed to correspond to the occurrence of \a +1 amplitude, a -1 17 amplitude or a zero crossing; 18 providing a high gain error generation circuit coupled, in feedback fashion, between the output of the A/D and a sampling 19 20 clock input thereto; processing each \signal sample in the high gain error 21 22 generation circuit, the error circuit determining a difference between a predicted time of occurrence and an \actual time of 23 24

occurrence of an indication of a zero crossing from\a +1 amplitude

or from a -1 amplitude and outputting a metric signal\corresponding

adjusting the phase of the sampling clock signal in accordance with the metric signal such that each signal sample is output from the A/D at \a time that actually corresponds to the occurrence of a +1 amplitude, a -1 amplitude or a zero crossing thereby locking the sampling clock in phase with the occurrence of a timing signal amplitude heak or zero crossing.

159. The method according to claim 158, the signal packets further including a plurality of data signals, wherein the data signals of each packet are characterized by a plurality of analog amplitude values, the values of the analog amplitudes defining information content, the analog amplitude values of the data signals being converted to digital representations thereof by an A/D converter after the phase of the sampling clock signal has been locked in phase with the occurrence of a timing signal amplitude peak or signal zero crossing.

160. In a multi-pair bidirectional communication system, a method of operating on received signals defining signal packets, each signal packet including a plurality of analog signals, the method comprising:

providing an analog to digital (A/D) converter;

receiving the plurality of analog signals;

converting the plurality of analog signals to digital signals representative thereof in the A/D donverter and outputting said signals;

providing a timing recovery circuit, the timing recovery circuit coupled to the output of the A/D converter and receiving the digital signals;

27

28

29

30 31

32

1

1

2

3

4

5

6 7

8

9

10 11

13	evaluating a phase characteristic of the digital signals
14	in the timing recovery circuit so as to develop timing recovery
15	signals representative of changes in a characteristic occurrence
16	frequency of the digital \signals;
17	regulating a sampling clock phase and frequency in
18	accordance with the timing recovery signals; and
19	coupling the sampling clock to the A/D converter, the
20 .	A/D converter converting analog signals to digital signals and
21	outputting said digital signals in accordance with timing intervals
22	defined by the sampling clock
1	
1	161. The method according to claim 160, wherein the multi-pair
BAN	bidirectional communication system comprises four unshielded
3/	twisted wire pairs defining a local area network, the four pairs
4	further comprising a first pair adapted for signal transmission,
5	second and third pairs adapted for bidirectional signal
6 .	transmission and reception and a fourth pair adapted for reception.
1	162. The method according to claim 160, further comprising:
2	providing a automatic gain control (AGC) circuit having
3	an input coupled to receive analog signals and an output coupled to
4	the A/D converter;
5	providing an AGC control loop circuit coupled, in
6	feedback fashion, between the output of the A/D converter and the
7 ·	AGC, the AGC control loop circuit receiving the digital signals
8	output by the A/D converter and generating a gain control signal in
9	operative response thereto; and
10	controlling the operation of the AGC circuit with the
11	gain control signal, such that the gain of the received analog

12	signals is regulated, in \feedback fashion, in accordance with
13	regulated gain of the digital signals output by the A/D converter.
ì	
1	163. The method according to claim 162, further comprising:
2	encoding each of the plurality of analog signals to one
3	of three analog amplitude levels, thereby representing information
4	<pre>content;</pre>
5 .	recovering said information content from the digital
6	signals output from the A/D converter, after the gain of the
7,	received analog signals is regulated.
/ 'Y'	
MX4/	164. In a multi-pair bidirectional communication system, a
	method of operating on received signals defining signal packets,
3 .	each signal packet including a plurality of analog signals, each
4	analog signal encoded into discrete amplitude levels, thereby
5	representing information content, the method comprising:
6	providing an analog to digital (A/D) converter;
7	receiving the plurality of analog signals;
8	converting the plurality of analog signals to digital
9	signals representative thereof in the A/D converter and outputting
10	said signals;
11	providing a automatic gain control (AGC) circuit having
12	an input coupled to receive analog signals and an output coupled to
13	the A/D converter;
14 .	providing an AGC control loop circuit coupled, in
15	feedback fashion, between the output of the AVD converter and the
16	AGC, the AGC control loop circuit receiving the digital signals
17	output by the A/D converter and generating a gain control signal in
18	operative response thereto; and

5

6

1

2

3

5

6

7 8

9

10

11

12

19	controlling the operation of the AGC circuit with the
20	gain control signal, such that the gain of the received analog
21	signals is regulated, in feedback fashion, in accordance with
22	regulated gain of the digital signals output by the A/D converter.
	legarated gain of the digital signals output by the M/D converter.
	igl

165. The method according to claim 164, further comprising the step of recovering said information content from the digital signals output from the A/D converter, after the gain of the received analog signals is regulated.

166. The method according to claim 165, wherein the multi-pair bidirectional communication system comprises four unshielded twisted wire pairs defining a local area network, the four pairs further comprising a first pair adapted for signal transmission, second and third pairs adapted for bidirectional signal transmission and reception and a fourth pair adapted for reception.

167. In a multi-pair bidirectional communication system, a method of operating on received signals defining signal packets, each signal packet including a plurality of analog signals, each analog signal encoded into discrete amplitude levels, thereby representing information content, the method comprising:

providing an analog to digital (A/D) converter;

receiving the plurality of analog signals;

converting the plurality of analog signals to digital signals representative thereof in the A/D converter and outputting said signals;

providing a fully digital adaptive equalizer coupled to receive digital signals from the output of the A/D converter;

13	adaptively equalizing the digital signals so as to
14	produce compensated digital signals representing information
15	content; and
16	recovering the information content of the digital signals
17	after the adaptive equalization step.
1	168. The method according to claim 167, further comprising:
2	providing a timing recovery circuit, the timing recovery
3	circuit coupled to the output of the A/D converter and receiving
14	the digital signals;
)5	evaluating a phase characteristic of the digital signals
)5 \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	in the timing recovery circuit so as to develop timing recovery
By.	signals representative of changes in a characteristic occurrence
8	<pre>frequency of the digital signals;</pre>
9	regulating a sampling clock phase and frequency in
10	accordance with the timing recovery signals; and
11	coupling the sampling clock to the A/D converter, the
12	A/D converter converting analog signals to digital signals and
13	outputting said digital signals in accordance with timing intervals
14	defined by the sampling clock.
1	169. The method according to claim 168, further comprising:
2	providing a automatic gain control (AGC) circuit having
3 .	an input coupled to receive analog signals and an output coupled to
4	the A/D converter;
5	providing an AGC control loop circuit coupled, in
6	feedback fashion, between the output of the A/D converter and the
7	AGC, the AGC control loop circuit receiving the digital signals
8	output by the A/D converter and generating a gain control signal in
	· ·

operative response thereto; and

19

20

10 controlling the operation of the AGC circuit with the gain control signal, such that the gain of the received analog 11 12 signals is regulated, in feedback fashion, in accordance with 13 regulated gain of the digital signals output by the A/D converter. 170. The method according to claim 167, wherein the multi-pair bidirectional communication system comprises four unshielded twisted wire pairs defining a local area network, the four pairs further comprising a first pair adapted for signal transmission, second and third pairs adapted for bidirectional signal transmission and reception and a fourth pair adapted for reception, the analog signals being received from at least one of the second, third or fourth wire pairs, the method further comprising; providing a automatic gain control (AGC) circuit having 9 10 an input coupled to receive analog signals and an output coupled to the A/D converter; 11 12 providing an AGC control / loop circuit coupled, in 13 feedback fashion, between the output of the A/D converter and the AGC, the AGC control loop circuit/receiving the digital signals 14 15 output by the A/D converter and generating a gain control signal in operative response thereta; and 16 17 controlling the operation of the AGC circuit with the gain control signal, such that the gain of the received analog 18

signals is regulated, in feedback fashion, in accordance with

regulated gain of the digital signals output by the A/D converter.